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Abstract—This paper presents a new method for locating faults
along feeders in a DC microgrid using a multiple capacitive
earthing scheme. During fault conditions, capacitors within the
earthing scheme are charging by transient currents that correlate
to the fault distance and resistance. Therefore, by assessing the
response of the capacitive earthing scheme during the fault,
the distance to fault is estimated. The proposed method uti-
lizes instantaneous current and voltage measurements (obtained
from the feeder terminals and earthing capacitors) applied to
an analytical mathematical model of the faulted feeder. The
proposed method has been found to accurately estimate the fault
position along the faulted feeder and systematic evaluation has
been carried out to further scrutinize its performance under
different loading scenarios and highly-resistive faults. Addition-
ally, the performance and practical feasibility of the proposed
method has been experimentally validated by developing a low-
voltage laboratory prototype and testing it under a series of test
conditions.
Index Terms—Capacitive earthing, DC microgrids, fault loca-
tion, fault transient, non-linear optimization.
I. INTRODUCTION
D IRECT-current (DC) microgrids are expected to play animportant role in facilitating the connection and control
of distribution energy resources to meet future low carbon
energy policy [1]. One of the most challenging requirements
for the secure and reliable operation of DC microgrids is
related to the DC-side fault management, accounting for
protection, fault location, earthing and control [2], [3].
Fault location methods estimate the fault location with
regards to the feeder’s length. The accuracy of such is one of
the key elements in facilitating quick maintenance, fast restora-
tion and reduction of the outage duration which ultimately
enhances the entire availability and reliability of the system.
Fault location methods can be installed as independent, stand-
alone systems or integrated into, for example, protection and
control schemes [4], [5].
Fault location methods can be allocated into two main
groups; active and passive. Active methods are based on
signal injection (usually by deploying auxiliary equipment) to
the faulted feeder, followed by the analysis of the reflected
signatures. Passive fault location methods are solely based
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Fig. 1: DC microgrid feeder integrating multiple capacitive earthing
scheme.
on the collection and analysis of measurements (either local
and/or remote). Furthermore, fault location methods can be
classified into offline (where the distance to fault is calculated
after the fault has been cleared) and online methods (where
the distance to fault is calculated while the fault evolves).
An active fault location method is proposed in [6] where
the fault is located by injecting a DC voltage into the faulted
feeder. The method utilizes a probe unit and a model of the
RLC circuit to extract both the oscillation frequency and the
attenuation coefficient to allow an estimation of the distance
to the fault. Such a method has been improved by the work
introduced in [5], [7] by specifically considering the impact of
the attenuation coefficient on the accuracy of the fault location
calculations.
Passive fault location methods based on single-ended trav-
elling waves are proposed in [4], [8]. Even though trav-
elling waves have been widely used for fault location on
transmission-level applications (i.e on high voltage DC grids
with long transmission lines [9]), their utilisation in DC
microgrids can prove challenging due to the small surge
reflection time that can degrade the reliability and accuracy
of the estimation [10].
A differential, current-based fast detection and fault location
method is reported in [11]. The method relies on current
measurements captured from both ends of the faulted feeder
and utilizes a non-iterative and cumulative sum average ap-
proach. Communication-based methods are associated with
additional costs for the communication infrastructure and reli-
ability concerns in the case of a failure in the communication
link. To eliminate the communication requirements, a method
is proposed in [12] which utilizes the least square method
and boundary inductance. However, this method is applicable
for radial DC networks but not for meshed DC networks
2which can accommodate bidirectional power flows. Other fault
location methods are proposed in [13], [14], which deploy
local voltage and current measurements. These methods are
not tested in networks where numerous converter-interfaced
loads and DC sources are connected at both ends of the
feeders, which are anticipated to change the fault current
signatures during faults.
To address the aforementioned issues, this paper proposes
a passive and communication-less fault location method.
Furthermore, this method does not require additional signal
injection and is applicable to any type of feeder termination,
allowing for both passive connections as well as converter-
interfaced loads and sources with DC-link capacitors. The
method involves using a multiple capacitive earthing scheme,
connected at the negative pole of the DC cable for a two
wire (unipolar) system (refer to Fig. 1 for a representative de-
sign) combined with local voltage and current measurements.
Moreover, the proposed method can operate for all kinds of
systems topologies including a ring type DC microgrid as long
as placing a capacitive earthing scheme in each bus. In this
paper, the parasitic capacitances of the cable are neglected
as their size is much smaller compared to that of the actual
earthing capacitors. A reasonable model can thus be achieved.
The paper is organized as follows. Section II presents the
implementation of the capacitive earthing scheme in a DC
microgrid. In Section III, the proposed fault location method
is analysed in detail. The case studies and simulation results
are presented in Section IV, followed by experimental results
in Section V. Finally, the conclusions of the presented work
are drawn in Section VI.
II. IMPLEMENTATION OF CAPACITIVE EARTHING SCHEME
A multiple capacitive earthing scheme has been proposed
for DC microgrids in order to prevent DC current leakage
in the protective earthing conductor (under normal operating
conditions) and also to form a conducting fault path during
DC pole-to-earth faults [15], [16]. In a practical sense, such a
scheme helps to minimize corrosion at adjoining infrastructure.
During fault conditions, capacitors within such an earthing
scheme are being charged by transient currents which are
correlated with fault distance and fault resistance. Therefore,
by assessing the response of the scheme during the fault, the
distance to the fault can be estimated.
A. Steady state condition
During steady state operation, the use of a capacitive
earthing scheme means the impedance to earth is infinite. As
a direct consequence of this, the flow of DC earth current
can be restricted, preventing corrosion. Alternatively, for high
frequencies, the capacitor impedance decreases and hence, acts
as a low resistance earthing scheme for fast transients.
B. Fault response
In the event of a pole-to-earth fault, the fault current will
circulate through the capacitive earthing.
Fig. 2 illustrates a simplified representation of the capacitive
earthing scheme during a pole-to-earth fault and the corre-
sponding voltage and current signatures across the capacitor.
At t = 1 ms the switch, S, closes (i.e. fault is triggered)
and current flows into the capacitor (it is considered that
the capacitor, Ce, is initially discharged). The resistor, Rf ,
represents the fault resistance and the charging behaviour of
the capacitor is described in (1) and (2):
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Fig. 2: Capacitive earthing scheme under pole-to-earth fault: a)
Voltage and current signatures, b) Simplified circuit representation.
Vce (t) = Vnom
(
1− e− tτ
)
, τ = RfCe (1)
ice (t) = Ce
d
dt
Vce =
Vnom
Rf
e−
t
τ (2)
where, Vce, is the voltage across the earthing capacitor, Vnom,
is the nominal voltage of the supply network, ice, is the
current flowing through the earthing capacitor and τ is the
time constant.
C. Voltage clamping
The charging of the DC capacitor is anticipated to cause
voltage swings in the circuit. It is thus necessary to clamp the
voltage to prevent the complete charging of the DC capacitor.
For this purpose, a voltage-clamping diode is added in parallel
with the capacitive earthing as shown in Fig. 3. An equivalent
voltage clamping scheme can be made of a string of series-
connected diodes, connected in parallel with the earthing
capacitors. When a fault occurs in the network, the earthing
capacitors will keep charging for the time window where the
fault remains uncleared.
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Fig. 3: Voltage clamping scheme: a) Voltage and current signatures,
b) Equivalent circuit.
By adding a voltage clamping-diode, the voltage across the
earthing capacitor is controlled. Once the voltage across the
3capacitor reaches the clamp voltage, the diode starts conduct-
ing and prevents the voltage from rising any further. While the
diode is conducting, the system is earthed by an equivalent
low-resistance earthing scheme (i.e. diode provides a low-
resistive conduction path). For the studies presented in this
paper, the clamp voltage is defined based on the assumption
that the biggest allowable deviation on the poles is 2.5% of
the nominal voltage (i.e. 750 V ), in this case, ±18.75 V .
D. Capacitor sizing
Sizing the earthing capacitor correctly is important in pro-
viding the protection device enough time to isolate the fault
before the capacitor reaches clamp voltage. This ensures that
the voltage-clamping diode does not conduct during the fault.
It is therefore desirable to keep the earthing capacitors charged
in the network to prevent the occurrence of this phenomenon.
With the aid of the IEC 60479-1 standard, which defines the
maximum trigger time of protection operation [17], the size
of the earthing capacitors of the network are calculated. The
following assumptions have been considered to calculate the
size of the earthing capacitors:
• The maximum resistance of the fault path is chosen to
be the upper value of the body impedance; 1050 Ω. Note
that this value of maximum fault path resistance does
not affect the proposed algorithm introduced later in the
paper and is only used in sizing the earthing capacitor.
• The total inductance value of the fault loop depends on
the location of the fault. A higher inductance value will
lead to a lower di/dt of the fault current. Therefore, it
is neglected in order to derive a more conservative value
for the size of the earthing capacitors.
• The voltage across the fault depends on the load con-
nected to the faulted pole and is considered to be the
nominal pole voltage.
• The maximum fault current is used for the calculation.
Using (2) and considering Vnom=Vf and Vce=Vclamp, the
size of the earthing capacitors can be calculated as follows
[18]:
C = − tmax
Rf
(
ln
(
1− Vclamp
Vf
))−1
(3)
where Vclamp is the clamp voltage, Vf is the voltage across
the fault, and tmax is the maximum time for the protection
to operate. From the calculation shown in Table I, the total
capacitance is 10 mF for the entire network. Therefore, the
individual earthing capacitor can be calculated as follows:
CeIndividaul =
C
N
(4)
where C is the total capacitance and N is the number
of earthing points. In this paper, three earthing points are
considered and therefore the size of the each earthing capacitor
is 3.3 mF .
TABLE I: Values used for earthing capacitor sizing.
Vf If Rf tmax Vclamp C
[V] [A] [Ω] [S] [V] [F]
750 0.250 1050 0.25 18.75 0.010
III. PROPOSED FAULT LOCATION METHOD
The proposed fault location method is based on the ana-
lytical derivation of the system’s state space equations during
fault conditions. The model is derived with reference to Fig. 4,
which illustrates a fault occurring at the middle of the feeder
(fault position is denoted by DF ) with earthing capacitors
connected at both ends of the negative pole of the feeder. The
derived model, combined with local measurements of voltage
and current from buses 1 and 2 (sampled at 100kHz), are used
to determine the fault position, DF , along the feeder.
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Fig. 4: Equivalent network of DC feeder with DC source, load and
multiple capacitive earthing scheme. Fault occurs at DF=50% of the
feeder’s length in the shown case.
A. Faulted feeder model
The state space equations, which reflect the feeder termi-
nal voltages under the influence of a pole-to-earth fault (as
depicted in Fig.4), are written as:
Vce1 + Vdc1 = L1
d
dt
i1 (t) + i1R1 + (i1 + ice2)Rf (5)
Vce2 = ice2RL + (i1 + ice2)Rf + ice2 (RT −R1) +
d
dt
ice2(t)(LT − L1)
(6)
where L1, R1 are the equivalent cable inductance and resis-
tance up to the fault point (taking as reference Bus1), Rf is
the fault resistance, LT and RT are the total inductance and
resistance of the feeder, Vdc1 is the voltage across the filtering
capacitor at Bus1, Vce2 is the voltage across the earthing
capacitor at Bus 2, i1 is the line current from Bus1 and ice2
is the earthing capacitor current at Bus2 during the fault.
In the case of the pole-to-earth fault, the feeder parameters
can be written in terms of the relative fault distance, m:
R1 = mRT , L1 = mLT (7)
4where m=DF /Lline is the ratio between the actual fault
distance and the total length of the feeder. Subtracting (6)
from (5) and substituting L1, R1 and m from (7) gives:
Vce1 + Vdc1 − Vce2 = mLT d
dt
i1 (t) + i1mRT − ice2RL
−ice2 (RT −mRT )− d
dt
ice2(t)(LT −mLT )
(8)
As the fault evolves, the earthing capacitors Ce1 and Ce2 are
being charged through the fault current, until voltage clamping
starts. In the meantime, filtering capacitors Ccon1 and Ccon2
are being discharged, contributing to the overall fault current.
Current, ice2, flowing through earthing capacitor, Ce2, during
the fault transient, is related to Vce2 as:
Vce2 =
∫ t
0
ice2 dt
Ce2
(9)
Substituting Vce2 from (9) in (8) gives:
Vce1 + Vdc1 −
∫ t
0
ice2 dt
Ce2
= mLT
d
dt
i1 (t) + i1mRT − ice2RL
−ice2 (RT −mRT )− d
dt
ice2(t)(LT −mLT )
(10)
Rearranging equation (5) in terms of ice2 and substituting
the resulting relationship in (10) yields :
G1m
2 +G2m+G3Rf + J = Y
∗ (11)
where J is an integration constant and G1, G2, G3 and Y ∗
are coefficients, given by:
G1 = RT
2i1 + 2LTRT
d
dt
i1 + LT
2 d
2i1
dt2
(12)
G2 = − LT 2 d
2i1
dt2
−RL LT d
dt
i1 − 2LTRT d
dt
i1
−RLRT i1 −RT 2i1 − LT d
dt
Vt1
−RT Vt1 +
LT
∫ t
0
i1 dt
Ce2
+
RT
∫ t
0
i1 dt
Ce2
(13)
G3 = −LT d
dt
i1 −RL i1 −RT i1 +
∫ t
0
i1 dt
Ce2
+ Vt1 (14)
Y ∗ = −RL Vt1 −RT Vt1 − LT d
dt
Vt1 −
∫ t
0
Vt1 dt
Ce2
(15)
Equation (11) is used in the proposed method to determine
the values of the cable fault distance, m, and fault resistance,
Rf . In the case of multiple sources as shown in Fig. 5, equa-
tions (5) and (6) are applicable by performing the following
amendments:
• Replace (Vce2 + Vdc2 ) with Vt2
• iL1 becomes the total fault current flowing from Bus1
• iL2 becomes the total fault current flowing from Bus2
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Fig. 5: Equivalent network of DC feeder with DC sources at both
terminals and multiple capacitive earthing scheme. Fault occurs at
DF=50% of the feeder’s length.
B. Fault location procedure
The proposed fault location method consists of three main
stages as depicted in Fig. 6 and is explained in detail as
follows:
1) Stage I: Signal acquisition and coefficient calculation:
At this stage, all the signals required for the implementation of
the fault location method are captured and the corresponding
coefficients (i.e. G1, G2 and G3) are calculated. When a fault
occurs on the feeder, the current flowing from the earthing
capacitor to the fault point becomes higher than the normal
value. The proposed fault location algorithm then captures the
local post-fault voltage and current traces associated with the
earthing capacitor and the converter. Coefficients G1 to G3
and Y ∗ are calculated at each time interval, ∆t. Equation (16)
is constructed with selected sets of ten sampling points (N =
10), where the elements of Y ∗ are the output coefficients and
the elements of G1 to G3 are the input coefficients. The term
Y is defined as a prediction term in order to estimate the
unknown values of variables m and Rf . The proposed method
considers a signal sampling rate of 100 kHz. This is because,
the algorithm needs an elevated number of samples for the
minimum square estimation gathered in the short time allowed
by the capacitor charging. However, it must be considered
that the only real-time process is gathering the samples and
converting the signals to digital using the Analogue-to-Digital
Converter (ADC), and storing the data in memory.

Y ∗ (t)
Y ∗ (t+ ∆ (t))
...
Y ∗ (t+N∆ (t))
 =
[
m2 m Rf
]

G1 (t) G2 (t) G3 (t)
G1 (t+ ∆ (t)) G2 (t+ ∆ (t)) G3 (t+ ∆ (t))
...
...
...
G1 (t+N∆ (t)) G2 (t+N∆ (t)) G3 (t+N∆ (t))

(16)
52) Stage II: Fault location and resistance estimation:
At this stage, estimations of the fault location, m, and the
fault resistance, Rf , are provided. The problem is formulated
and solved as an optimisation problem using non-linear pro-
gramming. In particular, the objective function (referring to
equations (17) and (18)) constitutes a minimisation problem
whereby the sum of the square errors (or residuals) between
the prediction function, Y , and the calculated function, Y ∗,
within the selected dataset, should be minimised (estimates of
variables m and Rf are provided by deploying the non-linear
programming function-fmincon).
Obj =
∑(Y − Y ∗
Y ∗
)
2
(17)
X(m,Rf) = fmincon (Obj , X0) (18)
where X is a two-dimensional scalar containing estimates of
both fault location and its fault resistance, Obj is the objective
function, and X0 is an initial value.
The fmincon function has been deployed from the MAT-
LAB optimisation toolbox and the tolerance of the objective
function, step, and optimality were chosen as 1e−6.
3) Stage III: Fault location evaluation: This is the last stage
of the proposed method, where the fault location is reported
according to a reliability criterion. During the assessment of
the proposed fault location algorithm, it has been observed that
the solver might provide infeasible solutions after a certain
fault location, m. From the mathematical point of view, the
sign of function Y ∗ has an impact on the operation of the
solver for obtaining the feasible solutions. More specifically,
when the function Y ∗ becomes negative, the reliability of the
solver is compromised. As a result, an adjustment is made so
that when Y ∗ is negative, the term 1 −m replaces m in the
algorithm to restore correct operation.
IV. SIMULATION RESULTS
A. Study network and methodology
The system under study is a typical DC microgrid network
as depicted in Fig. 7 (the corresponding system parameters
are illustrated in Table II). The DC network is connected
to an AC grid supply point through a two-level VSC and a
transformer at Bus 1. DC-DC converters are connected at Bus
2 to integrate the Battery Energy Storage System (BESS) and
solar PV system. A lumped DC load is connected at DC Bus 3.
A capacitive earthing scheme is connected to Bus 1, Bus 2 and
Bus 3. A pole-to-earth is applied at different locations whereas
the pole-to-pole events are not considered in this study. Ref
[16] studies the latter cases and as the capacitors provide an
instantaneous path to ground, they exhibit a similar response
to pole-to-earth faults (i.e. Vdc to true earth).
Fault Location Estimators (FLE), where measurements are
collected and algorithm executed, are positioned at Bus 1 and
Bus 2 respectively. The fault location results presented in this
paper consider FLE1 and FLE2 respectively. The values
of fault location estimation error reported in the following
subsections have been calculated according to (19):
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Fig. 6: Flow chart of the proposed fault location algorithm.
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errorm(%) =
mLline −DF
Lline
.100% (19)
where mLline is the calculated fault distance, DF is the actual
fault distance and Lline is the total length of the faulted cable.
Similarly for fault resistance, Rf , the error reported in the
following subsections have been calculated according to (20):
errorRf (%) =
Rf −Rf(a)
Rf(a)
.100% (20)
where Rf is the calculated fault resistance and Rf(a) is the
actual fault resistance.
6TABLE II: AC and DC Network Parameters
Parameter Value
AC grid Voltage [kV] 11
Transformer voltage ratio [kV] 11/0.4
DC voltage [V] 750
R, L of LVDC cable 0.017204 [Ω/km],3.3 [mH/km] [19]
Earthing capacitor[mF] 3.3
Battery rating [kWh] 7.8
PV rating[kW] 10
DC load[kW] 19
B. Fault distance estimation for cable between DC sources
and passive DC Load
In this case the proposed fault location method is tested
for a cables are connected between DC sources and passive
DC loads (i.e. reflecting the effect of increasing the fault
resistance). A fault, F1, as shown in Fig.7 is triggered at DC
cable connecting Bus 2 and Bus 3 at different fault locations
and fault resistances. The relative error in the fault distance
estimated by the FLE2 is given in Table III. By observing the
values in Table III , it can be demonstrated that the accuracy
of the proposed method is satisfactory (i.e. the maximum error
is -0.402%).
TABLE III: Distance estimation errors for faults at DC cable 2.
Distance Rf=0.1 Rf=0.5 Rf=1.0 Rf=1.5 Rf=2.0
[km] Ω Ω Ω Ω Ω
0.05 -0.0197 -0.0792 -0.1391 0.2209 -0.4022
0.1 -0.0273 -0.0835 -0.1445 -0.1878 -0.1956
0.2 -0.034 -0.084 -0.139 -0.185 -0.219
0.3 -0.032 -0.077 -0.127 -0.166 -0.195
0.4 -0.016 -0.054 -0.099 -0.142 -0.18
0.5 -0.005 -0.046 -0.094 -0.137 -0.175
0.6 -0.003 -0.045 -0.094 -0.138 -0.179
0.7 -0.003 -0.047 -0.1 -0.15 -0.196
0.8 -0.003 -0.053 -0.114 -0.172 -0.227
0.9 -0.003 -0.06 -0.128 -0.194 -0.258
0.95 -0.003 -0.06 -0.13 -0.197 -0.262
There is, however, a general trend that as the fault resistance
increases, the current waveforms become smoother and the
persistent excitation signals for minimum square algorithm
are diminished, hence the level of accuracy in the estimation
deteriorates. Moreover, the total inductance of the feeder is
small compared to the large fault resistance. As a result, the
calculation errors for fault distance increase when the fault
resistance dominates system response.
Similar results have been observed for the fault resistance
estimation as depicted in Fig. 8. It is observed that FLE2
estimates the fault resistance with less than -1% error, however,
the calculation errors for fault resistance decrease when the
fault resistance dominates the system response. Hence, the
corresponding error for a fault at 0.95 km and Rf=2 Ω is
-0.28 %.
C. Fault distance estimation with multiple DC sources
In order to test the proposed fault location method in cases
where DC sources are connected at both cable terminals (i.e.
to consider the effect of the in-feed transient current generated
from both DC converters during a fault), a fault (i.e. F2) has
-1
1
-0.8
0.8
-0.6
2
Er
ro
r R
f (%
)
-0.4
0.6 1.5
Distance (km)
-0.2
Rf ( )
0.4 1
0
0.2 0.5
0 0
-0.9
-0.8
-0.7
-0.6
-0.5
-0.4
-0.3
-0.2
-0.1
0
0.1
Fig. 8: Relative errors for fault resistance estimation for faults at DC
cable 2.
been triggered along the DC cable connecting Bus 1 and Bus 2
(refer to Fig.7) for varying fault location and resistance values.
It is noticed that a large error in distance estimation is
provoked when a fault occurs beyond a certain point of
the total cable length. This is because the influence of the
calculated output coefficient, Y ∗, on the optimisation function,
X . Therefore, in order to investigate the influence of the
calculated output coefficient, Y ∗, on the estimation results,
the current flow through the inductor, the voltage derivative
and the calculated output coefficient values are compared for
four different fault locations on the cable, (i.e. fault at 10%,
30%, 50%, and 90% of the total cable length) as shown in
Fig. 9.
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Current IL, b) Voltage derivative dVdt , c) Output calculated coefficient
Y ∗.
The fault current magnitude is reduced as the fault moves
away from the measurement point as shown in Fig. 9(a). Also,
it is observed that the magnitude of the rate of change of
voltage varies with the fault location, as shown in Fig.9(b).
7This is because the closest capacitors supply the majority of
the fault current. Consequently, the magnitude of the output
coefficient, Y ∗, varies with respect to the magnitude of the
voltage derivative dv/dt (i.e. the rate of change of the sum
of the voltage across the DC link Vdc1 and the voltage across
the earthing capacitor Vce1 ) in accordance with (15) as shown
in Fig. 9(c). Moreover, due to the squared magnitude in the
objective function that effects the estimation results after 50%
of the total cable length, another criterion (i.e. the sign of the
output coefficient Y ∗) is used to determine the valid function.
Accordingly, an adjustment is made for the fault distance
estimation after 50% of the total cable length so that when
Y ∗ is negative, the term (1−m) replaces m in the algorithm
to restore correct operation. Hence, the relative errors in the
estimations performed by FLE1 for various faults are shown
in Table IV.
TABLE IV: Distance estimation errors for faults at DC cable 1.
Distance Rf=0.1 Rf=0.5 Rf=1.0 Rf=1.5 Rf=2.0
[km] Ω Ω Ω Ω Ω
0.05 -0.015 -0.071 -0.136 -0.199 -0.254
0.1 -0.014 -0.056 -0.101 -0.135 -0.156
0.2 -0.002 0.029 0.099 0.203 0.352
0.3 0.035 0.281 0.693 1.241 1.969
0.4 0.18 1.284 1.362 1.741 1.932
0.5 -0.042 -0.258 -0.539 -0.88 -1.308
0.6 -0.235 -1.881 -1.007 -1.252 -1.016
0.7 0.148 -0.553 -0.789 -0.61 -1.983
0.8 0.048 0.841 0.857 0.177 0.466
0.9 0.898 0.686 0.339 0.127 0.706
0.95 -1.164 -1.910 -1.450 -1.151 -0.891
Similar results have been observed for the fault resistance
estimation as depicted in Fig. 10. It is observed that FLE1
estimates the fault resistance, Rf , accurately for the faults
closer to fault location estimator point. This is because, when
the fault occurs close to the estimator point, the effect of the
in-feed transient fault current from the remote end is less than
that of a fault that occurs close to the remote side (i.e. fault
at 60%, 70%, and 90%). Hence, The maximum error obtained
for the fault resistance estimation, as expected at 0.95 km, is
6.5% for an expected fault resistance of Rf=2 Ω.
-2
1
0
0.8 2
2
Er
ro
r R
f (%
)
0.6
4
1.5
Distance (km)
6
Rf ( )
0.4 1
0.2 0.5
0 0
-2
-1
0
1
2
3
4
5
6
Fig. 10: Relative errors for fault resistance estimation for faults at
DC cable 1.
Simulation results (Table III, Table IV) show the difference
between the estimation errors that are performed by devices
FLE1 and FLE2. FLE1 is connected between multiple DC
sources (i.e. power electronics converters with DC link capac-
itors) where the fault current contributions of both converters
changes the fault current signatures during events. Conversely,
FLE2 considers the damped fault response (shown in Table
III) as the fault resistance increases. Hence the influence of
these converters is the key factor for different error estimation.
Moreover, the performance of the proposed algorithm has been
scrutinized against highly resistive faults which can, notably,
include gradually-evolving faults.
V. PRACTICAL VALIDATION OF THE PROPOSED FAULT
LOCATION METHOD
In order to test the practical feasibility of the proposed
fault location method, a scaled DC laboratory demonstrator
has been utilized for replicating fault transients.
A. Experimental setup
The DC microgrid depicted in Fig.7 has been simplified
and scaled using the low-power test demonstrator as shown in
Fig.11 (a photograph of the actual experimental layout is pre-
sented in Fig.12). The main Voltage Source Converter (VSC)
and the associated filtering capacitor (DC link capacitor) are
represented by using a DC source in parallel with a capacitor
(as shown in Fig. 11), which is used in this experiment
to supply transient fault current. The capacitor earthing is
connected in parallel with a Transient Voltage Suppression
(TVS) diode at the negative pole. The TVS device will conduct
to its fully rated current when it reaches the clamping voltage,
in this experiment this is selected to be 6.8 Vdc. The DC
voltages and currents are measured using Hall-effect sensors
[20]. Two antiparallel MOSFETs are used as a solid-state DC
breaker and act to clear the fault-currents. The fast ground-
faults are created artificially by controlling the gate driver [21]
of a MOSFET that connects the DC cable directly to ground.
All the measuring sensors are interfaced to the Intelligent
Electronic Devices (IEDs) which are emulated on a National
Instrument (NI) CRIO-based FPGA [22] that is used for data
logging as well as generating the gate signals to turn-on or
turn-off the MOSFETs. The parameters of the hardware used
for the experimental setup are given in Table V.
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Fig. 11: Schematic diagram of the experimental arrangement.
B. Experimental testing and results
The test circuit shown in Fig. 11 is energised at 15 Vdc, this
value is selected due to the ready availability of a laboratory
8Power supply 
CRIO:hardware-software interface
Mimic of DC cable 
Capacitor earthing & diode 
Filtering capacitor
Fig. 12: Laboratory experimental setup.
TABLE V: Circuit parameters of the experimental arrangement.
Vdc Ccon Ce MOSFET Diode Rline Lline
[V] [mF] [mF] [Ω] [mH]
15 2.2 2.2 Rated 100 V/200 A 6.8 V 0.07 10
set-up for testing faults. A 10 mH inductance is selected to
represent a fault distance that corresponds to a typical 3 km
section of a DC cable. The fault resistance is set to 0.5 Ω
and a pole-to-earth fault is applied at the end of the DC
cable as shown in Fig.11. The experimental results during
this fault are presented in Fig.13. When the fault occurs at
0.1 ms, voltage across the filtering capacitor, Vdc, drops and
the current of the filtering capacitor, Idc, rises as shown in
Fig. 13(a). Consequently, the voltage across the capacitive
earthing scheme increases, Vce, (refer Fig. 13(b)) until the
diode conducts (at approximately 5 ms) resulting in voltage
clamping, at the moment the TVS diode is fully conducting.
All the voltage and current traces associated with the earthing
capacitor and the filtering capacitor are stored in memory and
later in the data management streaming file. These measure-
ments have been utilized and the corresponding coefficients
(i.e G1, G2, G3 and Y ∗ ) are calculated at each time interval
∆t. Consequently, these coefficients are assigned offline to
the non-linear programming function fmincon to determine
the fault distance and fault resistance. Alternatively, since the
algorithm does not have significant real-time limitations, the
algorithm could be included in the processor of a general
protection system or use a dedicated microcontroller.
The fault distance and fault resistance are estimated by the
fault location algorithm for the period after fault detection and
before the diode starts conducting as shown in Fig.14. It is
found that the corresponding error for a fault at 3 km and
Rf=0.5 Ω is 3.1 %. As expected, the resulting accuracy of
the experimentally-calculated fault location is slightly lower
than that obtained in simulation. This is mainly caused by
the inaccuracy of the component parameters such as system
noise and sensor measurements errors, which significantly
affect the calculation of di/dt and dv/dt. Therefore, in order
to verify the feasibility of the method, a moving average
filter is used to filter the noise from the source, so that the
location estimated error is kept to a low level. The algorithm
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Fig. 13: Experimental results: a) DC Voltage and current of VSC
filtering capacitor, b) Voltage across capacitive earthing scheme and
diode current
accuracy could be improved by reducing the noise in the
sensors and signal conditioning, which may incur additional
costs. Experiments conducted by the authors demonstrate that
the algorithm worked properly even with additional filtering.
Hence, the proposed algorithm is considered to provide a
reasonable trade-off between accuracy and implementation
cost. The corresponding error calculated for the experimental-
based signatures is 1.1 % (refer to Fig.14 ), demonstrating that
the addition of filtering has ensured acceptable accuracy.
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Fig. 14: Fault distance and fault resistance estimation during experi-
mental testing.
VI. CONCLUSIONS
Locating DC faults in DC microgrids still presents out-
standing challenges. This paper proposes a new fault loca-
tion method for a DC microgrid using a multiple capacitive
earthing scheme. The proposed method operates entirely on
local measurements (i.e voltages and currents) during the
fault in order to estimate the fault location in real time. A
mathematical model of a generic faulted feeder of a DC
microgrid is derived and utilized by a fault location algorithm
based on a non-linear optimisation method to accurately locate
the fault and its associated fault resistance. Furthermore, the
algorithm has the inherent property of estimating the fault
distance successfully, regardless of whether a DC source or a
DC load is connected at the remote end. The method has been
shown to be reliable even for high levels of fault resistance.
For a fault resistance of 2 Ω, the maximum percentage error
estimated by FLE1 is -2% while the maximum percentage
error estimated by FLE2 is -0.4%. It is thus demonstrated
that the accuracy of the method remains uncompromised for
a range of [0.1, 2] Ohms of fault resistance. Finally, the
9feasibility of the proposed method is verified by a simplified
DC microgrid laboratory model. Estimating the DC fault
position within the faulted feeder in a DC network, consisting
of multiple sources connected to different feeders, with such
accuracy and reliability, offers the potential for quick system
restoration. Consequentially, and crucially, this reduces time-
consuming maintenance, particularly at times of distress, that
ultimately serves to enhance the resiliency of a DC microgrid.
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